Design-for-Test Optimization for Low-Power Semiconductor Devices: A Survey. JGRMS. 2025;1(8):08-14. doi:10.5281/zenodo.16833082