D. N. . Jain , Tran., “Design-for-Test Optimization for Low-Power Semiconductor Devices: A Survey”, JGRMS, vol. 1, no. 8, pp. 08–14, Aug. 2025, doi: 10.5281/zenodo.16833082.